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SUMMARY 
A direct readout (DRO) infrared detector array, a candidate for the Space Infrared Telescope Facility (SIRTF) In- 
frared Array Camera (IRAC), has been tested with a readout system built at the Goddard Space Flight Center. The ar- 
ray, developed by Santa Barbara Research Corporation (SBRC) for different applications, has a detector surface of 
gallium doped silicon, bump bonded to a 58 X 62 pixel MOSFET multiplexer on a separate chip. Although this chip 
and system do not meet all the SIRTF requirements, the critically important read noise is within a factor of 3 of the re- 
quirement. Significant accomplishments of this study include: 
1. Development of a low noise correlated-double-sampling readout system with a readout noise of 127 to 164 elec- 
trons, (based on the detector integrator capacitance of 0.1 pF), 
2. Measurement of the readout noise of the detector itself, ranging from 123 to 214 electrons with bias only (best to 
worst pixel), and 256 to 424 electrons with full clocking in normal operation, at 5.4 K where dark current is small; 30% 
smaller read noises are obtained at a temperature of 15 K;* 
3. Measurement of the dark current versus temperature, showing the presence of a temperature independent dark 
current as well as the expected activation energy curve, 
4. Measurement of the spatial dependence of dark current, showing unexpected strong differences between pixels 
and suggesting localized sources, 
5. Measurement of the detector/MUX photoelectric gain versus temperature, showing a doubling from 6 to 16 K, 
6. Measurement of the multiplexer electrical transfer function, showing the usable range and significant nonlinear 
7. Measurement of the detector response versus integration time, showing significant nonlinear behavior for large 
8. Discovery of low frequency drifts in the detector and warm electronics, requiring further stabilization efforts, 
9. Modeling of the read noise in terms of the MOSFET noise ( l / f ,  with 11 microvoltdroot Hz at 10 Hz), and 
10. Measurement of the detector noise versus the temperature of a nearby blackbody source, 
11. Discovery of unexpected dependences, including variation of the DRO offset voltage with integration time and 
12. Measurement of the temperature gradient across the mounting, (less than 0.3 K), and thermal response to a p  
13. Measurement of the required power dissipation in the array, 
14. Development of a custom computer interface and suitable software for collection, analysis, and display of the 
15. Development of a test cryostat containing temperature control devices, filtered cables and protective resistors, 
behavior, 
signals, well below the saturation level, 
preamp noise characteristics, 
with temperature, 
plied power, 
detector data, 
and a temperature controlled internal IR source. 
A number of areas for additional work remain, These include: 
1. Temperature stability requirements for the detector and MUX, and possible thermal sources of excess readout 
2. Studies of additional MOSFET noise parameters, since the MOSFETs in this MUX are not individually accessi- 
3. Improvements in warm electronics to reduce noise, drift, and thermal instabilities, such as a higher resolution (16 
4. Additional optimization studies regarding temperature and bias, and their effects on dark current, readout 
5. Optical imaging tests for photometric linearity, spatial resolution, crosstalk, etc., 
6. Studies of additional detector chips to investigate device dependences and reproducibility of this technology. 
Detailed discussions of these results and areas of future work are contained in the body of this report. 
I 
noise,* 
ble. 
bit) analog to digital converter, alterations to the preamplifier, and studies of the clocking signals, 
noise, and electronic and photo gain, 
Very recent results using low noise bias supplies indicate a read noise with 0 volts net detector bias of 120 electrons rrns at 5 degrees Kelvin, within 
a factor of 2 of the noise floor for this device. 
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INTRODUCTION 
The recent emergence of high performance infrared detector array devices has created a revolution in the 
field of astronomy. The era of scanned single elements is being replaced with the staring focal plane array 
with many thousands of elements. The combination of large format detectors and high throughput digital 
processors operating in a workstation environment has created a new tool for scientific investigation. 
These detector subsystems are being considered for the next generation of instruments such as infrared im- 
aging cameras and infrared spectrographs. Many new instrumentation concepts have been made possible 
by virtue of the unique properties of array devices. Used in the next generation of space based obser- 
vatories, such as the Hubble Space Telescope (HST), the Space Infrared Telescope Facility (SIRTF), and 
the Large Deployable Reflector (LDR), these developments have the potential of greatly enhancing their 
scientific value. 
The advantages that arrays of detectors have for creating images stem from the large number of pixels, 
the high positional accuracy, stability in position for those pixels, and from the fact that arrays lend 
themselves to diffraction limited observations. For arrays of detectors with performance comparable to the 
best single element detectors and used with identical spatial resolution, the advantage of an array over a 
single detector for a given signal to noise ratio is N times greater than an individual pixel. This is due to the 
multiplex advantage of N pixels on the scene. 
Extensive work has been done in applying infrared array devices to ground based astronomy (1-8). The 
demonstrated performance of these types of devices, and the emergence of newer structures tailored for 
space low background applications served as a basis for the Infrared Array Camera (IRAC) proposal for 
SIRTF. During the SIRTFARAC proposal study, a survey of the available technology to date highlighted 
the direct readout (DRO) technology as the primary SIRTF candidate. 
As such, the objective for the current IRAC detector evaluation effort is to determine the performance 
of existing direct readout array devices in comparison to the limiting performance for a particular detec- 
tor/multiplexer design, to other array technologies, and to existing single element detector ‘systems’. Fur- 
thermore, these tests are to be conducted under conditions as near as possible to actual SIRTF operating 
conditions to firmly establish actual performance capabilities. 
1 
I BACKGROUND 
The SIRTF performance will be driven primarily by the detector performance and the specific science requirements 
for each instrument. We have established the minimum detector requirements to accomplish the scientific objectives 
for the IRAC instrument. Table 1 is a list of the projected performance for the IRAC Band I1 detector which is the 
focus of our investigation. These performance goals are an order of magnitude improvement in sensitivity over cur- 
rently available systems. 
I Table 1. SIRTFARAC Band I1 Focal Plane Performance Goals at Peak Wavelength 
Wavelength Range 
Peak Wavelength 
Format 
Responsive Quantum Efficiency 
Photoconductive Gain 
Responsivity 
Read Noise 
Read Noise Limited NEP 
(rel. 1 sec. integration) 
Dark Current 
Dark Current Limited NEP 
Focal Plane Power Dissipation 
(Q 1 framehec. readout) 
5-17 
15 
6 4 x 6 4  
0.4 
0.5 
2.8 
( loo 
1 x 1047 
< loo 
1 x 10-1’ 
( 3  
micrometer 
micrometer 
A/W 
e rms 
W/*Z 
W/&z 
e/sec per pixel 
mW 
The expected sensitivity for this type of array detector can be determined from a consideration of the various noise 
sources, and the detector performance. The array noise equivalent power (NEP) is defined as the incident radiation 
power necessary to produce a signal to noise ratio (SNR) of unity in a unit noise bandwidth: 
NEP = (2/t)’” * (hc/X) (Nt)/QE [W/*Z] 
where, Nt = total rms number of electrons 
QE = quantum efficiency 
h = Planck’s constant 
c = speed of light 
h = wavelength 
t = integration time I 
The total charge noise referred to the detector input is fundamentally limited by the background photon flux level 
during the integration time, the detector dark current during the integration time, the integrator reset noise, cryogenic 
MOSFET preamplifier noise, and the system noise (by which we mean preamp and sampling system): 
Nta = Nba + Ndc’ + QkTC’ + Qfet’ + Qsys’ [erms] 
Nb = eq. input background noise 
= [a QE P Ad t trI1la 
a = 1 (PV) ; 2 (PC) 
P = photon irradiance p/(s cm3 
Ad = detector area cm’ 
tr = optic transmission 
2 
Ndc = eq. input dark current noise 
= [(a Jdc Ad t )/(q PG)]l/’ 
Jdc = meas. dark current density (A/cm2) 
q = electron charge 
PG = photoconductive gain 
QkTc = eq. input reset noise 
= [(b NkTC)/(PG)’]”’ 
b = 0 (CDS filtering) 
= 2 (delta reset) 
NkTC = reset noise, see array section 
Qfet = eq. input transistor noise 
= [(d Nfet)/(PG)2]1/’ 
Nfet = see MOSFET noise section 
d = 2 (digital algorithm) 
= 1 (delta reset) 
Qsys = eq. input system noise 
= [(d NS~S)/(PG)’]”~ 
Nsys = Equivalent input 
quadrature sum of system 
noise sources 
This reduces to the familiar background limited NEP expression in the absence of dark current, reset, transistor, or 
system noise. As the integration time t is varied, the background and dark current contributions are constant whereas 
the reset (kTC) and MOSFET transistor and system contributions taken together as read noise are proportional to 
(l/t)l”. The time t where the background and dark current contributions equals the reset noise contribution is the 
critical integration time below which the system is read noise limited and above which the system is shot noise limited. 
The impact of the read noise and dark current on the system performance can best be understood by looking at the 
improvement in the signal to noise ratio (SNR) of an on-chip integration with respect to the time of that integration. 
The improvement in SNR verses integration time for an arbitrary source SNR of 60 can be seen in Figure 1. For short 
integration times the noise on the integrated photo current is less than the read noise and the SNR improves linearly in 
time. At the critical integration time the two noise components are equal, and for greater integration times the SNR 
improves as the square root of the integration time. In going from a read noise of 320 e rms to 100 e rms the critical 
time shifts by a ratio of the square of the ratio of read noises. Therefore, in reducing the read noise the background 
limit can be reached sooner. 
The shot noise from the detector dark current will set the remaining boundary on the background limited NEP. As 
signal and background photon fluxes are lowered the detector dark current component will become the dominant 
term. In the absence of any photon flux a critical integration time is reached when the dark current shot noise equals 
the read noise. This dark current ‘background’ combined with the read noise defines the array limiting NEP. 
The importance of the array read noise and dark current noise are evident and, consequently, the determination of 
the array read noise and dark current were the major thrust of this study. 
I 
3 
0.01 0.1 1 10 TI+ 
I 1 
Figure 1 .  Signal to Noise Improvement With Integration Time. 
x axis Integration Time (sed 
y axis 
Top Figure: S/N = 60 Nread = 100 e rms 
Bottom Figure: S/N = 60 Nread = 320 e rms 
Signal to Noise ratio (S/N) 
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The array under investigation is a Hughes Carlsbad Research Center (CRC)/Santa Barbara Research Center 
(SBRC) hybrid infrared array provided to GSFC for evaluation. The hybrid array consists of a detector substrate in- 
dium bump bonded to a silicon DRO multiplexer. A typical hybrid array mounted in a 68 leadless chip carrier is shown 
in Figure 2. The advantage of the ‘hybrid’ technology is that both the detector material and its processing, and the 
multiplexer and its processing can be independently optimized. The detector material under consideration for the 
IRAC Band I1 is gallium doped silicon (Si:Ga). The multiplexer under investigation is a model CRC 228 direct readout 
NMOS integrated circuit. Photographs of the DRO array with an without the detector substrate are shown in Figures 
3 and 4. Visible in the center is the 58 x 62 array of indium bumps. The bonding pads to the multiplexer are visible 
along the top and bottom. 
Figure 2. DRO Array in Leadless Package. 
5 
Figure 3. Detail of UKU with uetector Substrate. 
(Photo courtesy of SBRC) 
6 
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Figure 4. Detail of DRO with Detector Substrate Removed. 
(Photo courtesy of SBRC) 
7 
The characteristics of the hybrid array and focal plane module are outlined in Table 2. The values used in the table 
are explained in the text. 
Detector Material 
Wavelength Range 
Peak Wavelength 
Ionization Energy 
Dopant Concentration 
Forinat 
Pixel Size 
Pixel Spacing 
Pixel Active Area (Ad) 
Detector Thickness 
Multiplexer 
Format 
Source Resistor (Rs) 
DRO CryoampGain(Gdro) 
Sense Node Cap. (Cn) 
Electronic Response (Se) 
Saturation Signal 
Array Power Dissipation 
Temperature Monitor 
Heater (Thin Film) 
Table 2. Focal Plane Characteristics 
Si:Ga 
3-17 
15 
0.0827 
5-6 x loL6 
58 x 62 
75 x 75 
75 x 75 
5.6 x 
500 
CRC-228 
3 of 7 row decoder 
3 of 7 column decoder 
l00K 
0.7 
0.1 
1.12 
2 x lo6 
3 
Germanium Resistance Thermometer 
lo00 
micrometer 
micrometer 
eV 
#/cm3 
micrometer 
micrometer 
cm2 
micrometers 
Ohm 
PF 
microvolt/electron 
electrons 
milliwatts 
Ohm 
Detector bias is applied to a transparent implanted contact on one surface of the detector substrate. The opposite 
face of the detector substrate is patterned with an array of indium bump bonds at the pixel unit cell period in a 58 x 62 
format. The pixels are formed by the electric field patterns within the detector substrate between the common bias 
electrode and the indium bumps. In effect, an image is formed by the absorption of photons in a continuous piece of 
material. Photo current generated in the detector pixels is integrated on the node capacitance of the DRO readout 
multiplexer at the indium bump contact. 
The integrated photo charge is buffered by a cryogenic preamplifier. This amplifier is formed by cascading two 
common drain amplifiers, where the first is in the unit cell and the second is common to half of the pixels in the array. 
There is, therefore, a unique amplifier gain for each detector. The array is read out through the selection of unit cells 
in a sequence determined by the row and column address codes and through the readout and reset clock sequence. 
Unit Cell Performance 
A simplified description of the CRC 228 circuit function is as follows. The schematic of a unit cell and the signal as 
seen at the output is shown in Figure 5 .  Transistors Q9 through 412 form a resettable three input column select gate 
and transistors 413 through 416 form a resettable three input row select gate. A particular unit cell is selected by a 
unique combination of three of seven lines for both the column and the row. When a particular unit cell is selected Q5 
connects the drain supply to the unit cell amplifier formed by Q1 and Q2. Transistor Q1 is the first amplifier from the 
detector, where the gate capacitance is the dominant component to the sense node capacitance Cn. Transistor 4 2  is 
biased as an active load device for the unit cell amplifier. Transistor 4 7  connects the output to the even array driver 
formed by 4 3  and a cold lOOK ohm source resistor. The buffered and multiplexed output from the even array pixels is 
available from the array driver (out even). A mirror of the above described circuit is connected to the odd pixels. For 
any address selected both an even and an odd pixel are available from the array. After an integration the sense node is 
reset by the reset switch 44.  During the unit cell selection, transistors 4 6  and 4 8  were activated to allow the reset clock 
and the reset potential to access the unit cell. 
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- 
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CAEN Q9 - 011  - 
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i i i  
0 1  2 
;l”.GGuc 5 VSSUC (SUB) 
SAMPLE SAMPLE 
RESET 0 . 0 4 5  t 5 135 SEC 
6 
OUTPUT VSS 
I 
I 
Figure 5 .  DRO Address Decoder, Unit Cell and Output Driver Schematic. 
The output of the array, with the times scales greatly exaggerated, is shown in Figure 5 and a detail during the 
readout time is shown in Figure 6. The DRO DC output level is determined by the unit cell and output driver threshold 
voltages at their operating currents. The AC component is due to the displacement pulse from the reset clock, the ad- 
dress valid clock, and the integrated signal. The reset pulse duration is fixed and typically 60 microseconds. The reset 
pulse width is determined by the filter sampling interval discussed in the electronics section. The pixel readout rate is 
adjustable from 300 microseconds to 1 second per pixel. The integration time depends on the subarray size and the 
pixel readout rate. For these tests the subarray size was 16 x 16 pixels, therefore, the integration time was adjustable 
from 0.04 seconds to 135 seconds. The solid line from the RESET level to the SAMPLE level is a trace of the output of 
a single addressed unit cell during the integration time in the presence of a signal flux. With the scanner activated the 
9 
CLAMP L 
b , i 
b 
SAMPLE -2 
ted line is the response from the same selected pixel when multiplexed. There are 1797 individual pixel sample values 
uniformly distributed within the time interval from RESET to SAMPLE. 
A detailed sketch of the array output signals at various points in the signal processing chain during a unit cell 
readout is seen in Figure 6. The readout mode is a form of correlated sampling and is discussed in detail in the section 
on electronics. The top two traces are the analog processor clamp and sample waveforms. The third trace is the unit 
cell reset pulse. The next trace is the array direct output. The reset displacement pulse transition from on to off at the 
output is shown. The bottom trace is the analog to digital converter input. 
DRO OUTPUT ~ 
ADC INPUT 
b I 
REFERENCE . SAMPLES 
I 
I RESET 
b . \ .’ SAMPLE I 2.5v 
I 
I 
1 . w  
DISPLACEMENT 
SATURATED ’ 
DARK q _ _  * 1.5V 
SIGNAL (n) 
WORD \ -.. 
DARK 
RESET (n + t )  
WORD 
SATURATED t 
Figure 6. Sketch of Array Signal From Analog Processing Chain. 
Refer to Figure 20 for the circuit diagram. 
1 10 
. 
C1 = er eo Ap / tox 
= 7 f F  
Where: 
er = relative dielectric constant for Si02 
= 4  
eo = permittivity of free space 
= 8.85 x lO-"F/cm 
tox = oxide thickness 
= 1OOOangstrom 
Ap = area of capacitor 
= 2 x  10-'cm2 
From the input reset pulse amplitude, the estimate of the clock coupling capacitance, and the sense node 
capacitance, the reset clock displacement is estimated as: 
Vp = VclCl/(Cl + Cn) 
= 0.320volts 
Where: 
Cn = sense node capacitance 
= 0.1 pF 
Vcl = reset clock amplitude 
= 5 volts 
c 1 = 7 f F  
This compares with a measured reset displacement of 0.2 volts. 
The array preamplifier is connected in a cascaded common drain configuration. In effect, it converts the signal 
charge injected onto the sense node gate capacitance Cn in the unit cell into an equivalent voltage change at the output 
driver. The net sense node capacitance at the gate of the unit cell amplifier and the array preamplifier transfer function 
determine the array sensitivity per electron charge. 
Considering the output driver first, where the transistor drain to source resistance is larger than the preamplifier 
source resistance, the voltage transfer function is: 
Av = gm Rs/(l + gm Rs) 
Where: 
gm = transistor transconductance at cryogenic temp. 
Rs = cold source resistor 
For large source resistances and large transconductances the voltage gain approaches unity. For the CRC 228 device 
the cryogenic transconductance is about 620 micromhos at a drain current of 130 microamps and the source resistance 
is lOOK ohms resulting in a gain in the preamplifier of about 0.98. 
The unit cell amplifier is also a common drain amplifier but uses an integrated circuit source load transistor 42. 
This transistor is biased as a constant current source and therefore approximates an ideal load device. Back gate bias 
effects in the integrated circuit and the minimum geometry of the unit cell amplifier reduce the actual gain of the unit 
cell amplifier. The composite gain of the array preamplifier is the product of the unit cell amplifier and the output 
drain amplifier. 
The electrical transfer function for a typical unit cell is plotted in Figure 7. This data was taken by setting the detec- 
tor bias to the reset potential (Vrst), looking at the array output (source lead of 43) and varying Vrst in steps. Evident 
in this plot are the turn on, sub threshold, and saturation in the cryogenic preamplifier. The region from 3.0 ( Vrst ( 
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Figure 7. DRO Aray Electrical Transfer Function. 
The array direct output verses reset potential input (Vrst) swept from 0 to 7 volts. The focal plane temperature was 
5.76 kelvin, the array frame rate was 70 f/s, and the net detector bias was zero. 
6.0 volts is the linear operating region for the DRO cyogenic preamplifier. The saturation at 4.4 volts is due to this 
preamplifi'er and sets a maximum integrated input level at about 6 volts and the saturation signal level to 2 x lo6 e. To 
operate the array in the linear region the reset potential Vrst was set to 3.0 volts. Under these operating conditions the 
gain was measured to be 0.7 as compared with the expected composite gain of 0.96. This result is in a reasonable range 
for devices operated at cryogenic temperatures where detailed models of the transistors are non-existent. 
The net sense node capacitance at the gate of the unit cell amplifier determines the unit cell sensitivity per electron 
charge. For the array tested the node capacitance is the sum of the unit cell amplifier intrinsic gate capacitance 
(0.08 pF), the indium bump bond capacitance (0.01 pF), and the detector capacitance (0.01 pF). The total estimated 
node capacitance is 0.1 picofarads. Therefore, the unit cell charge sensitivity is: 
Se = (q * Gdro)/(Cn) 
= 1.12 microvolt/electron 
12 
Where: 
q = electroncharge 
Gdro = total array preamplifier gain 
Cn = sense node capacitance 
This array preamplifier buffers the detector from the warm electronics and provides an impedance transformation 
from the high detector impedance to the moderately low system impedance. In the process of interfacing the detector 
to the downstream electronics this amplifier inevitably adds additional noise and since the gain is less than one the ef- 
fects of downstream electronics noise must be considered in the noise analysis. The rms noise of this cryogenic 
MOSFET preamplifier, the warm preamplifier and the system electronics over the system information bandwidth 
combined with the noise associated with the reset of the node capacitance and any quantization error determines the 
array readout noise. For the array running at 6 kelvin, the value in electrons rms of the reset noise component 
associated with the node capacitance Cn is: 
NkTC = (kTCn/q)**1/2 
= 18 e- rms 
Where 
k = Boltzmann’s constant in electron volts 
= 8.62 x eV/K 
For array noise comparisons the important parameter to consider is the preamplifier rms noise charge or the pro- 
duct of the rms noise voltage and the effective input capacitance. The choice of the MOS transistors over JFET devices 
is in the potentially lower sense capacitance, the ability to operate at the focal plane temperature, and the ability to 
manufacture large arrays of devices using large scale integrated circuit techniques. This has important implications for 
focal plane arrays with large numbers of elements. 
The noise in a FET device is best described as the superposition of a broadband component determined by the chan- 
nel conductance and a l/f component. For the unit cell transistor geometry (with an assumed transconductance of 12 
micromhos) the worst case broadband component at 6K is: 
en/root BW = (8kTq/3gm)**1/2 
= 4.2 nV/JHz 
Data on the noise spectral density for the individual devices in the CRC 228 are not available. However, a model 
assuming l/f noise and a value of 2 microvolt/root Hz @ 10 Hz was used based on the noise of test devices. The l/f 
noise corner frequency is where the l/f component and the thermal component intercept. Using the broadband floor 
and the l/f model the corner frequency is: 
Fn = f l  * (enl/en2)**2 
= 2.21 MHz 
Where: 
f l  = 10Hz 
en1 = 2000nV/JHz 
en2 = 4.2nV/JHz 
The net read noise referred to the input sense node due to the array preamplifier is the quadrature sum of the noise 
contributions of the individual transistors weighted by the gains between the source and the input. Referring to Figure 
5 ,  the charge detected on the node capacitance Cn is amplified by the common drain amplifier formed by Q1 and 42 ,  
transmitted by transistor 4 7  and amplified by transistor 43. The net input noise is then: 
13 
ent = (en12 + en22 + (en33/Gu + (en7')"~)''~ 
Since the unit cell gain is nearly unity, and the noise in each transistor is assumed equal and the same as the test 
devices, the net input noise is: 
ent = (4 * en2)'I2 
= 2 * e n  
The equivalent input charge noise is the integral of the product of the device noise spectral density and the system 
transfer function. A computation of the DRO cryogenic preamplifier noise with the analog processor is covered in the 
read noise summary. The equation describing the read noise contribution is: 
Nfet = 1/(Se) ( 
BW 
5 (2 * en (T(s) /]2df]1/' 
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Name 
Vdduc 
vgguc 
vssuc 
Vrst 
Vod 
vos 
ORST 
AORST 
AVRST 
RAEl,RAE2 
CAEN 
Rl-R7 
Cl-C7 
Volts 
6.0 
0.7 
0.0 
3 .O 
15.0 
0.0 
5 .O 
5 .O 
0.0 
5 .O 
5 .O 
5.0 
5 .O 
Table 3. Optimum DRO Operating Biases@5.7 Kelvin. 
Description 
Unit cell drain bias 
Unit cell active load gate bias 
Unit cell source (grounded) 
Unit cell reset potential 
Output driver drain bias 
Output driver source grounded 
Reset pulse amplitude 
Column and row reset clock 
Column and row reset potential 
Row address enable potential 
Column address enable potential 
Raw select address amplitude 
Column select address amplitude 
Where: 
T(s) = analog processor transfer function 
BW = 220 kHz 
Se = 1.12 microvolt/electron 
The cryogenic preamplifier output impedance is approximated by the parallel combination of the common drain 
channel resistance, the inverse of the transistor transconductance, and the source load resistance. 
Ro = (Rs * rds)/(rds + gm rds Rs + Rs) 
For the CRC 228 where the transistor drain-source resistance is very large, this reduces to: 
Ro = Rs/(l + gm Rs) 
A measured output resistance of 1600 ohms for a cold source resistance of l00K ohms and a drain-source bias cur- 
rent of 130 microamps imply a cryogenic transconductance gm of 620 micromhos for the DRO output transistors. 
A pin assignment diagram of the Si:Ga DRO array is shown in Figure 8 and the DRO DC bias was set to the values 
listed in Table 3. 
GRNGR,GRNGL 0 Guard rings (grounded) 
SUB 0 Multiplexer substrate (grounded) 
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OUT EVEN 
VDD 
OUT ODD 
VSUB 
RGAURD 
VGGUC 
vssuc 
VRSTUC 
VDDUC 
LGAURD 
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> 
Figure 8. CRC 228 Si:Ga DRO Array Pinout Diagram. 
The CRC 228 DRO device pin definitions are shown. Definitions and values for the connections are listed in 
Table 3. (Sketch courtesy of SBRC) 
The response of the array to the various biases was investigated while looking at the output of a unit cell. With all 
clock amplitudes equal, the threshold clock level necessary to operate the array at 5.7 kelvin was 3.6 volts. For unit cell 
drain voltages less than 3.0 volts, the saturation level and linear range are degraded. The unit cell gate bias, Vgguc, 
determined the speed in the DRO cryogenic preamplifier as shown in Figure 9. The traces show the time required to 
track the reset of the sense node. For Vgguc equal to 0.7 volts the reset response time is 50 microseconds, for voltages 
less than 0.7 volts the response is significantly slower. The operating bias voltages used for performance testing were 
selected because they allowed operation over a broad range of operating temperatures and integration times without 
the need to make adjustments. 
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Figure 9. Unit Cell Load Device Bias. 
The reset level condition is seen in this photograph. The vertical sensitivity is 500 mV/div and the horizontal 
resolution is 20 microseconds/div. The steps range from 0.5 to 0.7 volts in 0.05 volt steps. The response falltime was 
minimized for Vgguc values greater than 0.7 volts. For bias values less than 0.65 volts the reset response time was 
excessively long. 
The focal plane array power dissipation is composed of the dissipation in the two array driver amplifiers and loads, 
the unit cell amplifier and active load, the cryogenic NMOS multiplexer in the DRO, and the focal plane heater. The 
dissipation in each of the driver amplifiers is: 
Pdiss = Vod * (Vdc/Rs) 
= 0.26mW 
The DC output voltage (Vdc) is 2.00 volts set by Vrst and the operating threshold voltages of Q1 and 4 3  including 
back gate bias effects. The driver source resistance is l00K ohms. The driver amplifier power for both channels is, 
therefore, about 0.52 mW. 
The dissipation in the unit cell amplifier and in the DRO multiplexer scanner was determined by measuring the total 
power and subtracting the calculated driver amplifier power. The power dissipation has been measured by the 
substitution method. The temperature of the focal plane is recorded at an operating frame rate, the array biases are 
removed and the focal plane heater is increased to give the same temperature. The dc voltage and current in the heater 
then give the equivalent total power dissipated. By this method the total focal plane power has been measured as 2.51 
mW for a worst case frame rate of 70 f/s. The average power dissipated in the unit cell amplifier and DRO multiplexer 
scanner at 70 f/s is, therefore, 2 mW. 
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DEWAR 
The dewar is an IR Labs model HD-3 with a lengthened case (Figure 10). This dewar has a 1.2 liter liquid helium 
capacity and a 0.8 liter liquid nitrogen reservoir. The basic dewar was modified to include low thermal conductance 
stiffeners between reservoirs, cold optical table, helium radiation shield, an eight position cryogenic intermittent filter 
wheel mechanism, a lens barrel, an internal infrared reference source, a focal plane mount and an electrical interface 
board. 
All assembly was with 0.005” indium gasket material between surfaces to minimize the cool down time which is 
typically 4 hours to operating temperature. 
The electrical interface (Figure 11) is provided by four 16 pin integrated circuit sockets on a printed circuit board. 
To minimize electrical crosstalk and thermal loading, shielded stainless steel coax cable connect the cold interface 
board to two 32 pin hermetic connectors in the dewar top plate. These cables are thermally strapped to the helium, 
nitrogen, and shell surfaces of the dewar. The DRO package is wired to the interface board with teflon coated 0.005” 
manganin wire and integrated circuit plugs. 
The DRO 68 pad leadless package is mounted into an AMP leadless socket mounted on the detector interface 
printed circuit board (Figure 12). All of the leads are current limited by lo00 ohm series limiting resistors and 300K 
ohm static discharge resistors. The DRO array is held against the cantilevered socket pads by a baffled snout limiting 
the array field of view to the filter wheel and internal reference source along the optical axis (Figure 13). This arrange- 
ment limits the acceptance angle of any stray light present within the helium box surrounding the array as well as 
spring loads the device in the socket. A detail of the back of the DRO interface printed on the circuit board (Figure 14) 
shows the location of the calibrated germanium resistance thermometer (GRT) temperature monitor. All unused pads 
from the array package are tied to the copper ground plane on the interface board to minimize the thermal drop from 
the array to the sensor. 
The detector mount is tied to the cold surface through a thermal resistance formed with a piece of fiberglass printed 
circuit board 0.0625” thick and two 4-40 stainless screws. The effective thermal resistance is 11 1 kelvidwatt. A lo00 
ohm heater resistor (not shown in Figure 14) is epoxied below the temperature monitor to set the focal plane 
temperature. The calibrated GRT mounted on the interface printed circuit card described above was used to monitor 
the focal plane temperature. An independent determination of the detector array substrate temperature indicates less 
than 0.33 kelvin offset between the temperature monitor and the substrate. With this arrangement the focal plane 
temperature could be varied from 5.4 - 20 K with about 0 - 100 milliwatts of heater power. 
An internal infrared thermal source is mounted on the optical axis of the array (Figure 15). There is a 1N914 diode 
chip epoxied to the source to monitor the temperature. Calibration curves for the source temperature verses power 
dissipation are plotted in Figure 16. The source can be set from the bath temperature to above 500 K with power from 
0 to 80 milliwatts. The 10% to 90% response time for this source is less than 3 seconds. 
In addition to the calibration source, a calibrated background monitor was installed within the cold shield to 
monitor the background flux. 
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Figure 10. Liquid Helium Test Dewar. 
The upper can is the helium reservoir and the lower the nitrogen reservoir. Also visible are the cold table mechanical 
and electrical interfaces as well as an optical barrel. 
18 
Figure 1 1 .  Dewar Electrical Interface. 
Visible in this photograph are the 64 stainless steel coxial cables, the cold termination board, and the hermetic 
feedthrough connectors for the electrical interface to the array. 
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Figure 12. Array Cryogenic Electronic Interface. 
Figure 13. Array Cold Snout and Cover. 
20 
Figure 14. Focal Plane Mount (Back Detail). 
Figure 15. Internal Reference Source. 
The thermal reference source suspended on wire leads is 1 mm square. It is mounted on the optic axis of the focal 
plane module. Not shown in the detail are the source cold filters and apertures used to set the flux level and 
spectral range. 
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ELECTRONIC SYSTEM 
A schematic of the complete system is shown in Figure 17. The array with multiplexer is inside of the dewar. 
Mounted at the side of the dewar are the clock timing interface circuits and the low noise warm preamplifiers. The 
data acquisition system (1-4) includes an analog processor, digital preprocessors, a timing generator, and a super 
minicomputer system. 
Data was acquired by the following process. The timing generator was running continuously at a user selected in- 
tegration time or frame rate. The array address was scanned sequentially from the beginning to end in a time 
multiplexed serial manner. The signals from the even and odd channels were amplified in the warm preamplifiers and 
then filtered in the analog signal processors. The resulting signal was digitized to 12 bits and then processed in the 
digital preprocessors. The operator using one of the application programs initiated the interactive data acquisition 
process. The resulting pictures were stored in the minicomputer hard disk memory. Pictures were taken then post pro- 
cessed using the data analysis programs. 
Timing Generator 
Timing was generated in a separate generator. Though the address codes could be generated in the minicomputer 
through a preprocessor, the noise and interference in our setup were noticeably worse. As a result the data reported 
here was taken using the separate timing generator. 
The timing was based on the cyclic scanning of three nested 16 bit wide, electrically alterable read only memories, 
where each bit is assigned to a particular clock waveform. The memory scanned at the highest rate supplies the analog 
processor timing and unit cell functions. The next memory is the column address memory. The slowest is the row ad- 
dress memory. The timing can be referenced to an internal crystal oscillator running at 4 MHz for a time resolution of 
500 ns or an external clock for variable time resolution. Many timing sequences can be stored in the generator memory 
by changing the start address with the mode select switch. The present system has a time multiplexed readout mode on- 
ly. For this mode the N array columns are readout for each M row clocks. The integration time for an observation is 
determined from reset to reset of a particular pixel. An alternate readout involves integrating signals on the detectors 
for the duration of the integration time and rapidly reading out the stored results in a burst fashion. The time 
multiplexed readout mode of operation was chosen over a burst readout mode to eliminate the undesirable effect of 
burst readout on the focal plane temperature stability. 
Using the internal clock, the available range of full array integration times is from less than .5 to slightly greater 
than 1800 seconds per frame set by thumbwheel switches on the timing generator. By selecting a subset of the full ar- 
ray with the mode select capability, the integration times can be reduced by the ratio of pixels addressed. For the ma- 
jority of noise tests the corner 16 x 16 sub array was selected. The corresponding integration times available were from 
0.04 to 134 seconds. The integration time used in an observation is determined by the size of the array, the incident 
flux rate and the array saturation level. 
The dewar timing signals are optically isolated from the electronics at the timing buffer box, to minimize noise 
pickup. Also, the array bias and clock drive levels are connected at this point. Low noise power supplies have been us- 
ed for these biases. 
Warm Preamplifier 
The warm preamplifiers for each channel are located at the dewar to minimize array loading and noise pickup. A 
schematic of the circuit used for each is shown in Figure 18. This amplifier interfaces the DRO array described above 
to the down-stream electronics. 
An ultra stable, low noise, precision operational amplifier (PMI OP-27) was selected for the warm preamplifier. As 
described in the cryogenic preamplifier section the array output is a pulse amplitude modulated signal on a large DC 
offset. An AC coupled preamplifier was selected to provide the maximum gain while blocking the DC offset. The 
voltage gain (Gpa) is set by the feedback resistance and input resistance Rf & Ri respectively. The corresponding band- 
width is from less than 0.2 Hz to 220 KHz. The cut-on frequency is 0.2 Hz, set by the array output impedance, the pro- 
tection resistances R1& R2, and the coupling capacitance Ci. The cutoff frequency is set by the feedback resistance Rf 
and the feedback capacitance Cf. The feedback capacitance can be changed at the warm preamplifier to adjust the 
noise bandwidth. The range is selectable from 220 KHz to 2 KHz in fixed increments. 
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Figure 18. Preamplifier Schematic. 
The noise equivalent circuit is shown in Figure 19 along with the expression for the net equivalent input noise. The 
estimate of the equivalent input warm preamplifier noise is: 
00 
Npa = l/(SeGdro) ( I [ent IT(s) (]'df)''' 
0 
Where: 
ent 
T(s) 
BW 
Gdro = 0.7 
Se = 1.12 microvolt/electron 
= defined in Figure 19 
= analog processor transfer function 
= 220 kHz for preamp. 
Analog Signal Processor 
The signals from the array are time-amplitude-modulated by t..e address and r eauu t  clocks. A unique sampling 
filter (10) known as a correlated double sampling (CDS) filter is used to extract the signal, remove the reset noise com- 
ponent, and suppress any l/f noise in the DRO cryogenic preamplifiers. A modification of the basic technique is used 
in the implementation of this filter with a DRO device. 
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Figure 19. Preamplifier Equivalent Noise Circuit. 
The operation of the filter is as follows (refer to Figure 20). The DRO circuit is simply a capacitor integrator which 
is reset after each integration. The pixel is read out and reset during the pixel readout time which is short compared to 
the integration time. To remove the reset noise component associated with the node capacitance, the reset level at the 
beginning of each integration must be subtracted from the signal value at the end of that integration. The two samples 
occur at the beginning and end of the integration time, which can extend to many seconds. To directly difference two 
samples over such long intervals requires extremely low l / f  noise in the DRO circuit. This is not the case for MOSFET 
devices. To minimize the FET l/f  noise, the sampling interval needs to be short so that differences suppress low fre- 
quency components. To accomplish both objectives, a comparison technique is applied where the signal is compared 
to a stable reference and the reset level is compared to a stable reference. The reference selected is the reset potential 
VRSTUC when reset (ORSTUC) is applied. 
I Signal Response 
Refer to the simplifed block diagram shown in Figure 20 and assume all gains are unity. The reset level reference for 
any pixel n is digitized at the start of the integration and stored in the digital processor memory. This reference is the 
difference between the baseline level and the offset level, where the baseline level (VBL) is the array output with the 
reset potential level applied (VRSTUC). During this interval S1 and S2 are closed, and Ch charges up to: 
Vx(n) = V’BL(n) - VOS(n) 
b 
26 
I 
4 
0 
I- L " e 
e 5 
f 
27 
This operation stores the analog value of the baseline level minus the offset level on capacitor Ch. The reset pulse is 
removed and the reset level is sampled with S1 closed and S2 open. The output voltage is the reset level minus the 
stored value: 
I Vo(n) = VR(n) - V’BL(n) + VOS(n) 
At the end of the integration sample of the signal is taken with respect to the baseline level. Again SI and S2 are 
closed and Ch charges up to: 
Vx(n + t) = VS(n + t) - VOS(n + t) 
The signal level minus the offset level is stored on capacitor Ch. The reset pulse is applied and the baseline level is 
sampled with S1 closed and S2 open. The output voltage is the baseline level minus the stored value: 
Vo(n + t) = VBL(n + t) - VS(n + t) + VOS(n + t) 
The signal at the start of the integration (Vo(n)) and the signal at the end of the integration (Vx(n + t)) are digitized, 
stored and summed in the digital preprocessor. Assuming that the offset levels and baseline levels do not vary with 
time, the sum of the output signals in the digital processor is: 
I V = VR(n) - VS(n + t) + 2 VOS 
I Where: 
VBL(n) = VBL(n + t) and VOS(n) = VOS(n + t) 
~ Including the effects of the gain stages the signal transfer function becomes: 
V = G2 (Gt [VR(n) - VS(n + t)] + 2 VOS] 
Where: 
Gt = GdroGpaGl 
For this analog processor the digital full scale (bin 4096) is set at zero signal level and digital zero (bin 0) is at full 
signal level. 
Noise Response 
For each sample uncorrelated noise is transferred through the system with a characteristic transfer function (10) as 
I 
follows: 
T(s) = To[l - EXP( -sT~ds)]/(l + d2xBW) 
Where: 
To = signal gain 
Tcds = 
= 60 microseconds 
BW = preamplifier bandwidth 
time from end of clamp to end of sample 
= 220 KHZ 
For a gain of 1, a plot of the square of the magnitude of the transfer function is shown in Figure 21. The principal 
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features of this filter are the zeros at zero frequency and harmonics of the sampling frequency and the primary 
transmission lobe. The effect of the CDS filter on l / f  noise in the cryogenic preamplifier or in the system is to suppress 
the low frequency components and to alias any components above the first null into the output. In effect very low fre- 
quency noise is not passed through the filter and it is this property that is used to suppress the low frequency l/f com- 
ponent. Noise whose period is n times Tcds is also suppressed in the same way. To summarize, this sampled filter 
technique effectively restores the video reference, removes the detector reset noise, and suppresses the DRO NMOS 
transistor l / f  noise. 
The ideal quantization error due to the digitization process in the analog processor is: 
Where: 
Nq = 
= 
FS/(121'2 * 2" * Se * Gdro * Gpa * Gcds) 
75 e rms per digital conversion 
FS = ADC full scale voltage range 
n = ADC # bits 
Gpa = warm preamplifier gain 
Gcds = analog processor gain 
= 3  
= 4  
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DIGITAL SYSTEM 
The digital system includes a first-in, first-out buffer memory (FIFO), digital preprocessors, and a multibus-based 
minicomputer system. 
The FIFO memory buffers and synchronizes the time-multiplexed array data from the latched ADC to the digital 
preprocessors. The preprocessors are Motorola 68000 microcomputers interfaced to the multibus backplane in the 
minicomputer system. The user interface to the system is through the Masscomp minicomputer. This includes a hard 
disk memory for data storage, a floppy disk, Tektronix color graphics terminal, and Tektronix color printer. 
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I SOFTWARE 
The system is set up to operate under UNIX and the application programs are programmed in the 'C' language. Two 
programs, NOISE and IMAGE, were used to acquire and analyze data. 
The NOISE program was set up to take temporal data at the selected frame rate from a single pixel and create data 
files with up to 1024 samples. These samples were then displayed in time or Fast Fourier Transformed and displayed to 
study the noise in the array. 
The IMAGE program was set up to take spatial data from a 16 x 16 subset of the array. Files of pictures were ac- 
quired, accumulated and analyzed using this program. 
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EXPERIMENTAL PROCEDURE 
The array was cooled over night before testing to allow the thermal background level to drop to a level where it did 
not effect dark current measurements. Careful attention was paid to grounding to prevent both ground loops and 
pickup interference. 
The thermal response of the array is shown in Figure 22. The overshoot in the thermal response of the focal plane on 
application of the array power is not understood at this time. The response of the array to a step increase in power 
dissipation in the heater is shown in Figure 23 and represents a simple single time constant system response. The ef- 
fects of thermal response of the focal plane array to changes in the detector bias, integration time, and internal 
reference source was minimized when the data was taken after a 3 minute delay. 
The parameters that were varied for the read noise and dark current tests were the focal plane temperature and the 
integration time. The detector bias was set either to 0 volts or 10 volts across the detector. From earlier tests this bias 
A R R A Y  TEMP RESPONSE 
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Figure 22. Focal Plane Temperature Response. The thermal response of the f o q l  plane module to the application 
of power is indicated in these two traces. Starting from a bath temperature of 4.2 K, the lower trace highlights the 
thermal response to the DC power for the unit cells and output drivers (no clocks). The overshoot is clearly evident. 
A long response tail is also seen extending out to 2000 sec. The upper trace is the response with the application of the 
clocks for a frame rate of 26 f/s. 
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Figure 23. Focal Plane Heater Response. 
The thermal response to a 25 mW step input in the heater resistor. 
was determined to give the best response for these backgrounds and temperatures. Tests for response to the internal 
thermal reference source were conducted to ensure that the array was not operating in saturation. 
Data from both a reference pixel and a subset of the 58 x 62 array were taken. Inoperative pixels and pixels with ex- 
cessive read noise or dark current were avoided in selecting the reference pixel. A subset of the array was used for the 
imaging tests. The corner 16 x 16 subset including 11, 11 was used for these detailed tests. We found no indication of 
any extraordinary inoperative regions in the remainder of the array and it is felt that this subset is representative of the 
total array. 
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READ NOISE SUMMARY 
Based on the above discussions, the equivalent input read noise referred to the sense node capacitance (Cn) can be 
predicted from a knowledge of the noise sources and the system transfer function. The noise sources affecting the read 
noise level are the sense node reset (kTC), the cryogenic DRO MOSFET preamplifier noise, and the system noise com- 
posed of the warm preamplifier noise, broadband noise in the analog processor, quantization error, DRO bias supply 
noise, and DRO clock noise. 
The sense node kTC reset noise determined above is 18 e rms. The digital algorithm and sampling technique used are 
designed to remove the reset noise since it is correlated within a sample. 
The DRO NMOS transistor noise is primarily l/f throughout the system signal bandwidth. The effective rms noise 
per digital conversion due to the DRO NMOS cryogenic preamplifier is the integral of the product of the noise spec- 
trum and the CDS transfer function (Figure 24). For the noise spectrum of the DRO array amplifier (including the 
four MOSFET transistors discussed above) this is calculated to be 34.6 e rms for each digital conversion. Since the 
DRO signal is sampled at the beginning and at the end of the integration for the digital processing algorithm used, the 
total noise introduced through processing is root 2 times larger or 49 e rms. 
Noise in the warm preamplifier is also processed through the analog processor in an identical manner as the DRO 
NMOS transistor noise. The equivalent input noise for the filtered warm preamplifier noise is 34.4 e rms per digital 
conversion and 48.6 e rms using the digital algorithm. 
For the low input preamplifier gain (Gpa x 3) the filtered broadband noise contribution from the analog signal pro- 
cessor can not be ignored and the equivalent input charge is 59.4 e rms per digital conversion and 84 e rms using the 
digital algorithm. 
Also, due to the low front end gain and the 12 bit range in the data acquisition system, the quantization error con- 
tributes 75 e rms per digital conversion and 106 e rms using the digital algorithm. The contributions to read noise from 
the DRO bias supplies and the clocking noise have not been completely investigated. However, in the summary the 
limits to excess noise sources are defined. 
The system noise sources are summarized in Table 4. The total expected system noise is the quadrature sum of the 
warm preamplifier noise, the analog processor broadband noise, and the quantization error, and is 144 e rms. The 
system noise was measured before turning on the array. This was done with the array attached to the warm 
preamplifier but no bias or clocks on the array. The measured system noise contribution, listed in Table 4, is 127 e rms 
at best and 164 e rms at worst. In excellent agreement with expectations. 
Table 4. System Noise Summary for Preamplifier Gain x 3 
Component Per ADC Conversion With kTC Removed 
NPa 34.4 48.6 
Ncds 59.4 84 
NQI 75 106 
Total 143.7 calculated 
Measured System Noise 127 best 
164 worst 
A 16 bit ADC analog processor is currently under development to reduce the quantization error term, and by band 
limiting the input of the analog procesor that noise term can be reduced. But using the current warm preamplifier 
gain, the expected system noise will be I5 e rms by reducing the values of R, and R,and minimizing their thermal noise 
contribution. 
Though the current system noise is in excess of what can be achieved, the noise roughly doubled in turning on the ar- 
ray. This allowed a determination of the array’s read noise performance for these tests. In reporting array read noise 
results, the system noise was removed in quadrature from the measured results to determine the array contribution. 
The DRO DC biases were applied and the noise was again measured after the temperature stabilized. This gave an 
indication of the read noise with the DRO multiplexer disabled but the DRO driver was on. The clocks were then ap- 
plied and the noise was again measured after the temperature stabilized. This was done with the net detector bias set to 
zero or the integration time minimized to eliminate the detector dark current from the read noise measurement. This 
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noise data was taken looking at the reference pixel [4, 41 where a temporal record of up to 1024 samples were taken. 
The measured noise performance at a focal plane temperature of 5.4 K and with the net detector bias set to zero is 
summarized in Table 5 .  
Table 5 .  Read Noise Summary at 5.4 K. 
Component Per ADC Conversion With kTC Removed 
NkTC 
Nfet 
Nbias 
Nclock 
18 
34.6 
TBD 
TBD 
0 
49 
TBD 
TBD 
Total (DRO MOSFET limited) 49 calculated 
Measured DRO with bias only* 
Measured DRO full up* 
123 best 
214 worst 
256 best 
424 worst 
System noise was removed in quadrature from reading. (127 crms best, 164 crms worst) 
* Read noise decreased by 30% @ 12°K. See Figure 25. 
To study the low-background, low-temperature noise, three noise tests were conducted: read noise versus focal 
plane temperature, read noise versus integration time, and noise versus background photo flux. 
The read noise of the reference pixel [4, 41 was measured as a function of the focal plane temperature (Figure 25). 
The integration time, minimized to prevent the array dark current from contributing to the results, was 34.7 
milliseconds. The residual photon flux was any background present in the dewar and was minimized to make a negligi- 
ble contribution to the result. The results are plotted both with and without net detector bias applied. The improve- 
ment with net detector bias is frequently noted but not understood. In both cases the read noise showed an improve- 
ment as the temperature increased to about 15 K then degraded above 15 K. For the bias applied case the improvement 
was from 30-40070 to 170 e rms in going from 5.4 kelvin to 8-12 kelvin. 
The read noise of reference pixel [4,4] was measured versus the integration time at an operating temperature of 5.4 
K. Figure 26 is the noise plot for an integration time of 34.7 milliseconds. Figure 27 is the noise plot for an integration 
time of 1 second. As the integration time was increased the drift dominated the standard deviation as seen in Figure 
27. However, the white noise component remained essentially the same. Noise measurements beyond 1 second were 
dominated by excess low frequency drift. This drift has been traced to temperature dependent gain variations in the 
analog signal processor and are not attributed to the detector array. 
The read noise of the reference pixel [4,4] was measured versus the photon flux background from the unfiltered in- 
ternal reference source (Figure 28). The increase in noise with background flux is evident with the noise doubling for a 
source temperature in the range of from 20 to 30 K. Since the source intensity is a very sensitive function of the source 
temperature on the exponential side of the Wien curve, an accurate determination of the source intensity was not 
possible. 
An apertured and attenuated source operated on the power side of the Wien curve has been built to test the 
background limited noise performance of the DRO array. Results using the source in this mode will be reported in the 
future. 
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Figure 26. Read Noise Spectral Density Plot # l .  
Pixel [4, 4) 
Time trace: x = sample # y = bins 
Standard Deviation noise in bins Nr - 31 1 e rms 
ADC Bin sensitivity Sb = 182 e/bin 
Spectral trace: 
Focal Plane Temperature 5.4 K 
Net Detector Bias 
x = frequency in Hz 
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Figure 27. Read Noise Spectral Density Plot #2. 
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Time trace: 
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DARK CURRENT 
Dark current measurements were taken by collecting 16 x 16 subarray images under different operating conditions 
for integration times up to 134 seconds. In taking images with this system we have noticed that the offset level is 
dependent both on integration time and array temperature. 
The offset level is the output signal from the analog processor with the net detector bias set to zero. The typical off- 
set response as a function of integration time is plotted in Figure 29. The offset response versus the focal plane 
temperature is plotted in Figure 30. To remove these offset components, data was taken as follows. First, an offset im- 
age (OS) was taken with the net detector bias set to zero. Next, a dark current image (DC) was taken with the net detec- 
tor bias applied. Finally, a photo response image (PR) was taken with the net detector bias and the internal source on. 
In all cases data taking was delayed for a minimum of 300 seconds to allow the array to stabilize before images were 
taken. The difference between the dark current image and the offset image is the corrected dark current. The dif- 
ference between the photo response image and the dark current image is the corrected photo response image. 
For the reference pixel [4, 41, the DRO response versus integration time for both dark current and photon flux is 
shown in Figure 31. The dark response is very linear with time and for the reference pixel [4,4] is 187 e/s per pixel. The 
photo response is less linear and output saturates at about 7 x lo5 e limited by the analog processor dynamic range. 
At this point, the flat field gain matrices are not accurate enough to correct for the array spatial gain variations. 
This has prevented a determination of the noise from spatial images. However, allowing for gain variations in the 
standard deviation, comparisons of the spatial average of the pixels in an image is possible. The plot in Figure 32 is a 
histogram of the spatial average of the DRO array dark current for an integration time of 134 seconds. The mean 
value and standard deviation for the distribution of dark currents are 318 e/s + / - 177 e/s respectively. The value for 
the reference pixel [4, 41 is within 1 sigma of the mean as indicated in the figure. 
The spatial average of the dark count versus the integration time for the subarray is seen in Figure 33. Excellent 
focal plane temperature, is plotted in Figure 34. The array response versus temperature was measured in separate tests 
to determine the effect on dark current of the detector photoconductive gain. The change in response with 
temperature was roughly 20% per degree with the response doubling in going from 6 to 16 K. This effect was not 
removed from this dark current data. The observed increase in current, however, is in excess of any photoconductive 
change and is attributed to the thermal generation of carriers at the operating temperature. The wide variation in dark 
current is indicative of localized sources of excess dark current. 
An activation energy analysis of the dark current of pixel [8, 21 was conducted to try to identify the source of dark 
current. A plot of the dark current versus lkemperature is shown in Figure 35. The slopes for gallium, and boron im- 
purities are included for comparison. The slope of the dark current for the 10.24 second integration time at a 
temperature of 15 K indicates that the dark current is not due principally to gallium but a shallower impurity (possibly 
boron) present in the detector. There is some offset in the data for integration times of 10.24 and 134 seconds. A cons- 
tant dark current with l/temperature is indicative of a light leak or resistive shunt. The existence of some residual light 
leakage in the 134 second low temperature dark current is evident in Figure 35. Therefore, the quoted dark currents in 
this report can only be considered worst case results. 
t linearity in integration time is seen with an average dark current of 337 e/s. The dark current of three pixels versus 
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IMAGING 
The program to evaluate the imaging properties of the DRO array under SIRTF operating conditions was recently 
initiated. The purpose of this activity was to conduct a preliminary imaging test to determine the background, 
background subtraction requirements, flat field requirements, spatial crosstalk, and the spatial resolution. 
The test dewar was modified to include cold imaging optics, cold filter, neutral density filters, and cold steps (Figure 
36). The optic cell was composed of a field stop, a field lens, a Lyot stop, and a relay lens (1). This arrangement pro- 
vided control of the magnification, system throughput and cold baffling. The lenses provided a 1.5 X magnification of 
the pixels at the field stop. The lenses were anti-reflection coated germanium with a peak transmission at 10 
micrometers. The cold filter was centered at 11.9 micrometers and had a .12 micrometer bandwidth. A filter wheel 
containing neutral density filters was used to attenuate the signal and background. 
The timing generator was programmed to read out half of the array (29 X 62). At the maximum readout rate for the 
IRAC band I1 test system the minimum integration time per frame was 0.5 sec. 
An external black body source was imaged onto the array through the dewar. The optics used provided for controll- 
ed throughput, background minimization, and known magnification. The spectral range was set by a cold infrared 
filter with peak at 11.9 micrometers and a bandwidth of .12 micrometers. The room temperature background, with a 
10% neutral density filter, was 2 x lo7 photons/sec per pixel. 
The image procedure was as follows: an image was taken of the background while looking at an aluminum plate; 
next an image of the apertured black body was taken; finally, the two images were differenced and then displayed. 
The results of background subtraction for target apertures from 0.06 to 0.5 cm are seen in Figures 37 through 40. 
The array image symmetry is excellent. Note in Figure 37 the image y-centroid is centered on a pixel with equal pixels 
above and below with identical color. The image x-centroid is aligned with a pixel edge and the colors are weighted ac- 
cordingly. 
A flat field was generated by imaging the cold stop and a paper card at room temperature through a . l  070 neutral 
density filter. The images were differenced and normalized to the reference pixel [4,4]. The repeatability and sensitivi- 
ty of the flat field for the DRO are currently under investigation. However, the feasibility of flat field gain correction 
to the 3% level appear entirely feasible. 
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CONCLUSIONS 
The performance summary to date for the CRC 228 Si:Ga array is summarized in Table 6. 
Table 6. Si:Ga CRC 228 Performance Summary at 5.4 K. 
Read Noise 255 e rms best 424 e rms worst 
Dark Current 318 + / -  176e/s worst case 
Responsivity (9) 4.7 A/W 
Power Dissipation 2.51 mW @ 70 f/s 
The best case measured read noise for the DRO array is in excess of the expected DRO MOSFET limited read noise 
of 49 e rms (Table 5) .  In an effort to understand the dominant effects contributing to the excess read noise, the analog 
processor parameters and array noise sources were investigated in a simplified system model. 
The change in predicted read noise using the DRO MOSFET noise model described above as a function of excess 
I / f  noise is shown in Figure 41. If the excess is entirely due to l / f  noise, this would imply a source with an equivalent 
input spectral density of 11.3 microvolt/.\/Hz @ 10 Hz. If entirely due to broadband white noise, the observed excess 
would imply a source with an equivalent input spectral density of 318 nv/JHz in the 220 kHz warm preamplifier 
bandwidth (Figure 42). The possibility of several excess noise sources with both l/f and broadband components can 
not be ruled out. The source of the excess noise is under investigation. 
A method for analyzing the infrared array detector dark current separately for each pixel has been demonstrated. 
The dark current of pixels in the main body of the dark current histogram as well as pixels with local excess dark cur- 
rent can be further analyzed to determine the activation energy of the impurity or impurity complex contributing to 
the dark current. 
Based on the 16 x 16 subset tested the worst case upper limit on the dark current for this particular array, at a focal 
plane temperature of 5.4 K, is 318 e/s + / - 177 e/s. The dark current can in general be lowered by decreasing the con- 
centration of the detector impurity causing the dark current or lowering the detector operating temperature. However, 
in reducing the operating temperature a conflict arises. By extrapolating the read noise to lower temperatures (Figure 
25) one would predict a degraded read noise. Also, some reduction in the responsivity of the device is observed as the 
temperature is lowered. These effects will have a direct impact on the device NEP and favor the reduction in the im- 
purity causing the dark current. 
The power dissipation at the cold surface for the array tested was less than 3 mW including power dissipated in the 
array output driver source resistors and in the input protection circuitry. The operation of a device similar to the CRC 
228 for the SIRTFARAC instrument would appear entirely feasible with a 3 mW budget. 
The performance of this Si:Ga DRO has been measured under SIRTF simulated conditions on the Goddard Space 
Flight Center detector test system. Worst case measurements for the performance have been established (Table 6). 
Analysis supporting the measurement program has been conducted. Areas for improvement have been highlighted. 
The performance of this device is very good compared to previous devices tested (4). The effects of the test system on 
the read noise, and dewar light leakage on the dark current, have not been entirely removed so only upper boundaries 
on the performance are established. 
The next phase in the program includes the implementation of the improvements identified in this phase and con- 
tinued imaging with the array. To establish the device to device performance variation and an anticipated yield for 
these types of arrays, the evaluation of additional Band I1 array devices is also planned. 
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